Testing PLLs (phase-locked loops) is becoming an important issue that affects both time-to-market and production cost of electronic systems. Though a PLL is the most common mixed-signal building block, it is very difficult to test due to internal analog blocks and signals. In this paper, we propose a new PLL BIST (built-in self test) using the distorted frequency detector that uses only internal digital signals. The proposed BIST does not need to load any analog nodes of the PLL. Therefore, it provides an efficient defect-oriented structural test scheme, reduced area overhead, and improved test quality compared with previous approaches. key words: mixed-signal test, PLL (phase-locked loops), BIST (built-in self test), DFT (design for testability) 
Introduction
Analog and mixed-signal testing is becoming an important issue that affects both time-to-market and product cost of many modern electronic systems. As a PLL is a representative mixed signal block, it is used in many important applications such as frequency synthesis, clock generation, and clock recovery. The traditional procedure for testing an analog device is to apply a signal at the input and measure the output response [1] . Though this functional testing can measure important characteristic problems including the root mean square jitter (RMS), it was difficult to test the device due to the fact that parameters assessing their performance cannot be extracted easily from the signals. Moreover, conventional test methods are expensive in terms of test time and test accessibility for production testing. Thus the test engineers are tempted to verify internal sub-blocks independently based on structural testing. However, the exact operation of the PLL should be guaranteed for proper performance and reliability of the circuitry because the noisesensitive characteristic of internal analog sub-blocks of the PLL interfered with the reliability of the test process. Therefore, research has been conducted using only internal digital signals of the PLL, which dose not need to load any analog nodes of the PLL. The BIST scheme is a representative method for using them [2] - [5] . Though these blocks improve the test efficiency, there are some problems to be considered, which require large hardware overhead, performance degradation due to broken internal loops [3] , [5] , and low test reliability [2] , [4] . In order to overcome these problems, a new method using the Hamming distance of inter- nal digital signals which are generated by existing blocks is proposed. The proposed method dose not need to load any analog nodes of the PLL. Throughout the scheme, minimal area overhead and improved test quality can be achieved.
The Hamming Distance of a Divide-by-N
A PLL consists of a VCO (voltage controlled oscillator), a phase detector, a charge pump and loop filter, and a divideby-N. Because the VCO oscillates based on a controlled voltage generated from the phase detector, the charge pump and loop filter, the divide-by-N, internal voltage variations due to faults may become major distortion factors for VCO frequency (F VCO ). Figure 1 shows the distortion of F VCO when the PLL has a drain-to-source short in a particular node.
In this paper, we propose a BIST scheme for detecting variation in F VCO using digital signals from the divide-by-N. The divide-by-N block divides F VCO for frequency synthesis. Also, it makes a lower frequency to compare with high speed F VCO and a low speed reference frequency (F ref ) . This means that the VCO distortion can be captured by the divide-by-N, which uses all digital signals. A slight deviation of the oscillation frequency may not appear in the beginning. However, the deviation of the oscillation frequency can be accumulated by the divide-by-N and be detected after a few microseconds.
If the VCO sends a normal frequency to the divide-by-N, the XORed results of internal digital values of the divideby-N will be as shown in Table 1 . As shown in Table 1 , XOR values at each clock represent a Hamming distance '1.' However, if there are internal faults, the VCO generates a distorted frequency which leads to an unintended Hamming distance. In this paper, a distorted frequency detector is pro- Fig. 1 VCO distortion due to a drain-to-source short (the upper wave: normal, the lower wave: faulty).
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posed which can capture the F VCO tendency by using digital values generated from the divide-by-N. If the distorted frequency detector detects the unintended Hamming distance, then a fault has been detected.
The distorted frequency detector is shown in Fig. 2 . 'XOR network 1' is used for observing internal transitions of the divide-by-N, which is used in a PLL to shift the output frequency to the input dynamic range. The operation of the divide-by-N is similar to that of a counter as shown in Table 1 . Each block is connected to XOR network 1 to generate XOR values. The outputs of XOR network 1 are sent out to the inputs of 'XOR network 2.' XOR network 2 compares the Hamming distance of the outputs of XOR network 1 with its delayed outputs. Here, a level-triggered D latch was used. Because F VCO may be distorted by faults, edgetriggered devices, l ike D flip flops, cannot be used. While external test clocks were required in the previous works, which cause hardware burden and performance degradation, the proposed scheme uses only its internal clock, F ref .
Therefore F ref is a critical factor determining the success of the test. Generally, F ref is generated by the TCXO (tem- Table 1 The Hamming distance of divide-by-N for normal operation in the case of a 1/8 divide-by-N. Since the divide-by-N is synchronized by F VCO , all internal signals, 1/8, 1/4, and 1/2 in Table 1 , are arranged according to the synchronization of F VCO . Therefore, even though F VCO was distorted, all internal signals will be arranged according to the distorted synchronization of F VCO which leads to interrupt the detection of the unintended Hamming distance. As shown in Fig. 4 , all internal signals are arranged according to the distorted triggering of F VCO at positive edges. Therefore, there are no differences in view of the Hamming distance between the fault-free region and the faulty region. For example, XOR values of the faultfree region are '100,' '110,' and '010' which make the Hamming distance '1.' However, in spite of including an internal fault, those of the faulty region are '110,' '100,' and '000' which also make the same Hamming distance compared to the fault-free region.
In order to solve this problem, the last D latch which is connected to the XOR3 gets F ref as its input as shown in Fig. 2 , which is a different connection compared to other D latches. Throughout the scheme, the last D latch is not synchronized by F VCO , which leads to the detection of the unintended Hamming distance as shown in Fig. 5 . For example, the fault-free region generates '100,' '110,' and '010' while the faulty region makes '110,' '100,' '001.' Therefore, we can know that there exists an internal fault by the unintended Hamming distance '2' between '100' and '001' of the faulty region. Figure 3 shows the waveform of the distorted frequency detector. In the normal F VCO region, XOR network 2 makes only '001, '010,' and '100' since consecutive values of XOR network 1 have the Hamming distance '1.' For example, if a value of XOR network 1 is '101' and its next value is '100,' then XOR network 2 makes '001.' As mentioned before, consecutive values are obtained by comparing XOR network 1 and delayed D latches. As shown in Fig. 2 , comparing timings of two values is done with delay cells. In the distorted F VCO region of the waveform, XOR network 2 generates an abnormal value excluding '001,' '010,' and '100.' In this case, '000' is generated for the unintended sequence of XOR network 1. If other values are detected by the distorted frequency detector as in the above case, we deduce that there is an internal fault. The fault detection block gets results from XOR network 2. Then, it generates a 'pass' or 'fail' signal. . 4 The problem of signal arrangement according to distorted synchronization. Fig. 5 The solution of signal arrangement problem using F ref .
Experiment Results
The target circuit of this paper is the 800 MHz PLL which has a 1/8 divide-by-N (100 MHz) and F ref is 100 MHz. It is simulated in a process of TSMC 0.25 µm. All the elements in the test circuits (distorted frequency detector block and fault detection block) were implemented by verilog HDL. Experiments were conducted by a mixed-mode simulator based on Hspice and ModelSim. Six fault models are applied for this experiment: Drain-Open (DO), Source-Open (SO), Gate-Open (GO), Gate-to-Source Short (GSS), Gateto-Drain Short (GDS), and Drain-to-Source Short (DSS). Structural faults in the phase detector, the charge pump and loop filter, the VCO, and the divide-by-N were created. The total number of faults in the PLL block is 1074. All of the 1074 faults were considered to evaluate the fault coverage. A transistor short is modeled by a small resistance (1 Ω) between the shorted nodes. A transistor open is modeled as a large resistance (10 MΩ) in series with the opened nodes. The small resistance value (1 Ω) and the large resistance value (10 MΩ) are widely used values in structural fault simulation in previous works. As shown in Table 2 , average 96.5% fault coverage could be achieved for six fault models. Table 3 shows the summary of the comparison results with the proposed BIST and previous works in terms of performance characteristics. The proposed BIST can be easily implemented with a simple distorted frequency detector. The area overhead of the proposed BIST is about 2.5%, which is the smaller area overhead than any other previous works. The area overhead of [2] , [3] and [5] was over 11.1% and [4] was under 11.1%. Since [2] uses a different BIST scheme, a direct comparison is impossible. However, all headings in Table 3 related to performance characteristics show poor test efficiency. Though the fault coverage of [3] and the proposed method is the same, the BIST of [3] cannot test the phase detector. Only 395 faults were used in the testing process. Also, [4] shows the best fault coverage, but it has been adopted the PLL structure that does not use a divide-by-N. However, the proposed scheme in this paper can test all internal blocks and be applied to any Table 2 Fault coverage based on six fault models. PLL including the divide-by-N. Moreover, external clocks are used in [3] , [4] , and [5] for the test but external clock are difficult to access. In [5] , all internal blocks are separated in the test mode by additional logic elements causing performance degradation. Therefore PFD, charge pump, loop filter, and VCO are tested in separated test modes and different test methods. It makes very high area overhead and long test time. The proposed scheme provides simple test accessibility since it uses only an internal clock, F ref for the test. While the proposed method does not cut the loop, all other previous works use broken-loop-type which may cause the distortion of the PLL specification. [4] uses not-broken-loop without considering the divide-by-N, however, the loop should be broken to include the divide-by-N. Consequently, the proposed BIST clearly shows the effectiveness of the fault test, providing a low-cost and highlyeffective BIST solution for structural faults.
Conclusion
This paper proposes a new BIST scheme for the PLL in digital applications. The proposed method is based on the Hamming distance of the divide-by-N using digital signals which are generated by existing blocks. The unintended Hamming distance caused by internal faults is detected by the distorted frequency detector that consists of XOR networks, D latches, and fault detection block. This block does not need to load any analog nodes of the PLL. Therefore, the characteristics of the PLL are less affected by the addition of the BIST circuits. Throughout the BIST, we have achieved 96.5% fault coverage for six-structural-fault models with 2.5% area overhead which is the smallest overhead. The proposed BIST shows the effectiveness of the fault test, providing a low-cost and highly-effective BIST solution for structural faults.
